ECET 230 Multiplexers and Adders

ECET 230 Multiplexers and Adders

ORDER NOW FOR THE ORIGINAL PAPER: ECET 230 Multiplexers and Adders

ECET 230 Multiplexers and Adders

Scenario/Summary

This week’s iLab is designed to give you experience in the design and operation of two different logic devices: multiplexers and Adders. The experiment is divided into two sections: the design of a VHDL program that is used to select and display one of two sets of inputs and to create the circuit using the eSOC board. The second section of the iLab is to take a VHDL program of an Adder and convert it to an Adder/Subtractor and download it to the ESOC board.

Deliverables

For this iLab, the deliverables include the laboratory cover sheet, observations/measurements, answers to the questions, a copy of your MultiSim, Quartus II simulations, and demonstration of a working Design Project (photographs for online students; the instructor’s sign-off for onsite students). The cover sheet must be completed in a typed format.

Required Software

MultiSim

Access the software at https://lab.devry.edu.

Quartus II

Access the software at https://lab.devry.edu.

iLAB STEPS

STEP 1: Download the lab.

Back to Top

Download iLab Procedures and the iLab Cover Sheets (also located in Doc Sharing) and save them to your PC.

STEP 2: Complete Step A in the iLab Procedures.

Back to Top

Open MultiSim from the iLab and build the circuit of Figure 2.2. Answer questions on the Cover Sheet. Online students—attach a copy of your circuit to the Cover Sheet.

STEP 3: Design the project.

Back to Top

In Part B, create a VHDL text file for the circuit shown in Figure 2.4, simulate operation to verify your design, and program and test the operation on the eSOC III board. Attach your test file, simulation, and proof of operation to your report.

STEP 4: Complete Part C.

Back to Top

In Part C, build and test the VHDL file of the 4-bit adder circuit in Figure 2.5. Attach the circuit simulation to your report.

STEP 5: Complete the 4-bit Adder/Subtractor circuit.

Back to Top

In Part D, create a VHDL text file for the circuit specified, simulate operation to verify your design, and program and test the operation on the eSOC III board. Attach your test file, simulation, and proof of operation to your report.

STEP 6: Answer the questions.

Back to Top

There are questions that must be answered in this iLab and on the Cover Sheet.

STEP 7: Complete the Cover Sheet.

Back to Top

Type the required information onto the Cover Sheet.

STEP 8: Submit your deliverables.

Back to Top

Submit the MultiSim, Quartus II text file, simulation and the Cover Sheet, observations/measurements, and questions pages only. Online students must submit photographs of their working circuits; onsite students must submit their instructor’s sign-off for their circuits.

See the Syllabus section “Due Dates for Assignments & Exams” for due date information.

Submit the Cover Sheet, Observations/Measurements, and Questions pages onl

Get a 10 % discount on an order above $ 50
Use the following coupon code :
TOPCLASS